<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in Makefile</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>68682e95 - iommu/riscv: Add RISC-V IOMMU PCIe device driver</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/drivers/iommu/riscv/Makefile#68682e95</link>
        <description>iommu/riscv: Add RISC-V IOMMU PCIe device driverIntroduce device driver for PCIe implementationof RISC-V IOMMU architected hardware.IOMMU hardware and system support for MSI or MSI-X isrequired by this implementation.Vendor and device identifiers used in this patchmatches QEMU implementation of the RISC-V IOMMU PCIedevice, from Rivos VID (0x1efd) range allocated by the PCI-SIG.MAINTAINERS | added iommu-pci.c already covered by matching pattern.Link: https://lore.kernel.org/qemu-devel/20240307160319.675044-1-dbarboza@ventanamicro.com/Co-developed-by: Nick Kossifidis &lt;mick@ics.forth.gr&gt;Signed-off-by: Nick Kossifidis &lt;mick@ics.forth.gr&gt;Reviewed-by: Lu Baolu &lt;baolu.lu@linux.intel.com&gt;Signed-off-by: Tomasz Jeznach &lt;tjeznach@rivosinc.com&gt;Acked-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;Link: https://lore.kernel.org/r/12f3bdbe519ebb7ca482191e7334d38b25b8ae8f.1729059707.git.tjeznach@rivosinc.comSigned-off-by: Joerg Roedel &lt;jroedel@suse.de&gt;

            List of files:
            /linux-6.15/drivers/iommu/riscv/Makefile</description>
        <pubDate>Wed, 16 Oct 2024 06:52:15 +0000</pubDate>
        <dc:creator>Tomasz Jeznach &lt;tjeznach@rivosinc.com&gt;</dc:creator>
    </item>
<item>
        <title>5c0ebbd3 - iommu/riscv: Add RISC-V IOMMU platform device driver</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/drivers/iommu/riscv/Makefile#5c0ebbd3</link>
        <description>iommu/riscv: Add RISC-V IOMMU platform device driverIntroduce platform device driver for implementation of RISC-V IOMMUarchitected hardware.Hardware interface definition located in file iommu-bits.h is based onratified RISC-V IOMMU Architecture Specification version 1.0.0.This patch implements platform device initialization, early check andconfiguration of the IOMMU interfaces and enables global pass-throughaddress translation mode (iommu_mode == BARE), without registeringhardware instance in the IOMMU subsystem.Link: https://github.com/riscv-non-isa/riscv-iommuCo-developed-by: Nick Kossifidis &lt;mick@ics.forth.gr&gt;Signed-off-by: Nick Kossifidis &lt;mick@ics.forth.gr&gt;Co-developed-by: Sebastien Boeuf &lt;seb@rivosinc.com&gt;Signed-off-by: Sebastien Boeuf &lt;seb@rivosinc.com&gt;Reviewed-by: Lu Baolu &lt;baolu.lu@linux.intel.com&gt;Signed-off-by: Tomasz Jeznach &lt;tjeznach@rivosinc.com&gt;Acked-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;Link: https://lore.kernel.org/r/2f2e4530c0ee4a81385efa90f1da932f5179f3fb.1729059707.git.tjeznach@rivosinc.comSigned-off-by: Joerg Roedel &lt;jroedel@suse.de&gt;

            List of files:
            /linux-6.15/drivers/iommu/riscv/Makefile</description>
        <pubDate>Wed, 16 Oct 2024 06:52:14 +0000</pubDate>
        <dc:creator>Tomasz Jeznach &lt;tjeznach@rivosinc.com&gt;</dc:creator>
    </item>
</channel>
</rss>
