<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in Makefile</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>f8bba143 - ACPI: RISC-V: Implement function to reorder irqchip probe entries</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/drivers/acpi/riscv/Makefile#f8bba143</link>
        <description>ACPI: RISC-V: Implement function to reorder irqchip probe entriesOn RISC-V platforms, the RINTC structures should be probed before anyother interrupt controller structures and IMSIC before APLIC. This orderis established by using MADT sub table types which are ordered in theincremental order from the RINTC. So, add the architecture function forRISC-V to reorder the interrupt controller probing as per the hierarchylike below.  ACPI_MADT_TYPE_RINTC = 24,  ACPI_MADT_TYPE_IMSIC = 25,  ACPI_MADT_TYPE_APLIC = 26,  ACPI_MADT_TYPE_PLIC = 27This means processing all RINTC structures (in the order of appearancein MADT), followed by IMSIC strucutre and then all APLIC/PLICstructures.Signed-off-by: Sunil V L &lt;sunilvl@ventanamicro.com&gt;Tested-by: Bj&#246;rn T&#246;pel &lt;bjorn@rivosinc.com&gt;Link: https://patch.msgid.link/20240812005929.113499-11-sunilvl@ventanamicro.comSigned-off-by: Rafael J. Wysocki &lt;rafael.j.wysocki@intel.com&gt;

            List of files:
            /linux-6.15/drivers/acpi/riscv/Makefile</description>
        <pubDate>Mon, 12 Aug 2024 00:59:22 +0000</pubDate>
        <dc:creator>Sunil V L &lt;sunilvl@ventanamicro.com&gt;</dc:creator>
    </item>
<item>
        <title>f7d7ccf9 - ACPI: bus: Add acpi_riscv_init() function</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/drivers/acpi/riscv/Makefile#f7d7ccf9</link>
        <description>ACPI: bus: Add acpi_riscv_init() functionAdd a new function for RISC-V to do architecture specific initializationsimilar to acpi_arm_init(). Some of the ACPI tables are architecturespecific and there is no reason trying to find them on otherarchitectures. So, add acpi_riscv_init() similar to acpi_arm_init().Signed-off-by: Sunil V L &lt;sunilvl@ventanamicro.com&gt;Tested-by: Bj&#246;rn T&#246;pel &lt;bjorn@rivosinc.com&gt;Link: https://patch.msgid.link/20240812005929.113499-4-sunilvl@ventanamicro.comSigned-off-by: Rafael J. Wysocki &lt;rafael.j.wysocki@intel.com&gt;

            List of files:
            /linux-6.15/drivers/acpi/riscv/Makefile</description>
        <pubDate>Mon, 12 Aug 2024 00:59:15 +0000</pubDate>
        <dc:creator>Sunil V L &lt;sunilvl@ventanamicro.com&gt;</dc:creator>
    </item>
<item>
        <title>30f3ffbe - ACPI: RISC-V: Add CPPC driver</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/drivers/acpi/riscv/Makefile#30f3ffbe</link>
        <description>ACPI: RISC-V: Add CPPC driverAdd cpufreq driver based on ACPI CPPC for RISC-V. The driver uses eitherSBI CPPC interfaces or the CSRs to access the CPPC registers as definedby the RISC-V FFH spec.Signed-off-by: Sunil V L &lt;sunilvl@ventanamicro.com&gt;Reviewed-by: Pierre Gondois &lt;pierre.gondois@arm.com&gt;Acked-by: Rafael J. Wysocki &lt;rafael@kernel.org&gt;Acked-by: Sudeep Holla &lt;sudeep.holla@arm.com&gt;Link: https://lore.kernel.org/r/20240208034414.22579-2-sunilvl@ventanamicro.comSigned-off-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;

            List of files:
            /linux-6.15/drivers/acpi/riscv/Makefile</description>
        <pubDate>Thu, 08 Feb 2024 03:44:12 +0000</pubDate>
        <dc:creator>Sunil V L &lt;sunilvl@ventanamicro.com&gt;</dc:creator>
    </item>
<item>
        <title>4877fc92 - ACPI: RISC-V: Add LPI driver</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/drivers/acpi/riscv/Makefile#4877fc92</link>
        <description>ACPI: RISC-V: Add LPI driverEnable Low Power Idle (LPI) based cpuidle driver for RISC-V platforms.It depends on SBI HSM calls for idle state transitions.Signed-off-by: Sunil V L &lt;sunilvl@ventanamicro.com&gt;Reviewed-by: Andrew Jones &lt;ajones@ventanamicro.com&gt;Acked-by: Rafael J. Wysocki &lt;rafael.j.wysocki@intel.com&gt;Link: https://lore.kernel.org/r/20240118062930.245937-3-sunilvl@ventanamicro.comSigned-off-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;

            List of files:
            /linux-6.15/drivers/acpi/riscv/Makefile</description>
        <pubDate>Thu, 18 Jan 2024 06:29:29 +0000</pubDate>
        <dc:creator>Sunil V L &lt;sunilvl@ventanamicro.com&gt;</dc:creator>
    </item>
<item>
        <title>e6b9d8ed - drivers/acpi: RISC-V: Add RHCT related code</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/drivers/acpi/riscv/Makefile#e6b9d8ed</link>
        <description>drivers/acpi: RISC-V: Add RHCT related codeRHCT is a new table defined for RISC-V to communicate thefeatures of the CPU to the OS. Create a new architecture folderin drivers/acpi and add RHCT parsing code.Signed-off-by: Sunil V L &lt;sunilvl@ventanamicro.com&gt;Acked-by: Rafael J. Wysocki &lt;rafael.j.wysocki@intel.com&gt;Reviewed-by: Andrew Jones &lt;ajones@ventanamicro.com&gt;Reviewed-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;Link: https://lore.kernel.org/r/20230515054928.2079268-11-sunilvl@ventanamicro.comSigned-off-by: Palmer Dabbelt &lt;palmer@rivosinc.com&gt;

            List of files:
            /linux-6.15/drivers/acpi/riscv/Makefile</description>
        <pubDate>Mon, 15 May 2023 05:49:17 +0000</pubDate>
        <dc:creator>Sunil V L &lt;sunilvl@ventanamicro.com&gt;</dc:creator>
    </item>
</channel>
</rss>
