<?xml version="1.0"?>
<?xml-stylesheet type="text/xsl" href="/rss.xsl.xml"?>
<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel>
    <title>Changes in Platform</title>
    <description></description>
    <language>en</language>
    <copyright>Copyright 2015</copyright>
    <generator>Java</generator><item>
        <title>194a8352 - MIPS: Loongson: Move arch cflags to MIPS top level Makefile</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#194a8352</link>
        <description>MIPS: Loongson: Move arch cflags to MIPS top level MakefileArch cflags should be independent to Platform.Signed-off-by: Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Tue, 04 Apr 2023 09:33:47 +0000</pubDate>
        <dc:creator>Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;</dc:creator>
    </item>
<item>
        <title>d49fc692 - MIPS: Loongson{2ef,64}: Wrap -mno-branch-likely with cc-option</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#d49fc692</link>
        <description>MIPS: Loongson{2ef,64}: Wrap -mno-branch-likely with cc-optionThis flag is not supported by clang, which results in a warning:  clang-14: warning: argument unused during compilation: &apos;-mno-branch-likely&apos; [-Wunused-command-line-argument]This breaks cc-option, which adds -Werror to make this warning fatal andcatch flags that are not supported.Wrap this flag in cc-option so that it does not cause cc-option to fail,which can cause randconfigs to be really noisy, due to warnings notgetting disabled that should be.Additionally, move the cc-option check to Kconfig so that the check isdone at configuration time, rather than build time, as builds with noconfiguration change will be quicker because the cc-option call will notneed to happen in those instances.Suggested-by: Nick Desaulniers &lt;ndesaulniers@google.com&gt;Signed-off-by: Nathan Chancellor &lt;nathan@kernel.org&gt;Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Tue, 25 Jan 2022 22:19:25 +0000</pubDate>
        <dc:creator>Nathan Chancellor &lt;nathan@kernel.org&gt;</dc:creator>
    </item>
<item>
        <title>0e96ea5c - MIPS: Loongson64: Clean up use of cc-ifversion</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#0e96ea5c</link>
        <description>MIPS: Loongson64: Clean up use of cc-ifversionThis Makefile checks that GCC is 4.9 or newer, which is redundant aftercommit 76ae847497bc (&quot;Documentation: raise minimum supported version ofGCC to 5.1&quot;), so cc-option can be removed.Clang does not support -march=loongson3a so it needs to continue to use-march=mips64r2, which no longer needs cc-option because all supportedclang versions recognize this flag.-march=loonson3a can be used unconditionally with GCC because theminimum supported GCC version has been bumped past 4.9.0, which won&apos;thave the bug mentioned in the comment. The _MIPS_ISA macro redefinitioncan be removed at the same time for the same reason.Suggested-by: Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;Suggested-by: Nick Desaulniers &lt;ndesaulniers@google.com&gt;Signed-off-by: Nathan Chancellor &lt;nathan@kernel.org&gt;Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Tue, 25 Jan 2022 22:19:24 +0000</pubDate>
        <dc:creator>Nathan Chancellor &lt;nathan@kernel.org&gt;</dc:creator>
    </item>
<item>
        <title>052c805a - kbuild: LD_VERSION redenomination</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#052c805a</link>
        <description>kbuild: LD_VERSION redenominationCommit ccbef1674a15 (&quot;Kbuild, lto: add ld-version and ld-ifversionmacros&quot;) introduced scripts/ld-version.sh for GCC LTO.At that time, this script handled 5 version fields because GCC LTOneeded the downstream binutils. (https://lkml.org/lkml/2014/4/8/272)The code snippet from the submitted patch was as follows:    # We need HJ Lu&apos;s Linux binutils because mainline binutils does not    # support mixing assembler and LTO code in the same ld -r object.    # XXX check if the gcc plugin ld is the expected one too    # XXX some Fedora binutils should also support it. How to check for that?    ifeq ($(call ld-ifversion,-ge,22710001,y),y)        ...However, GCC LTO was not merged into the mainline after all.(https://lkml.org/lkml/2014/4/8/272)So, the 4th and 5th fields were never used, and finally removed bycommit 0d61ed17dd30 (&quot;ld-version: Drop the 4th and 5th versioncomponents&quot;).Since then, the last 4-digits returned by this script is always zeros.Remove the meaningless last 4-digits. This makes the version formatconsistent with GCC_VERSION, CLANG_VERSION, LLD_VERSION.Signed-off-by: Masahiro Yamada &lt;masahiroy@kernel.org&gt;Acked-by: Will Deacon &lt;will@kernel.org&gt;Acked-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Sat, 12 Dec 2020 16:54:30 +0000</pubDate>
        <dc:creator>Masahiro Yamada &lt;masahiroy@kernel.org&gt;</dc:creator>
    </item>
<item>
        <title>5373ae67 - MIPS: Support binutils configured with --enable-mips-fix-loongson3-llsc=yes</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#5373ae67</link>
        <description>MIPS: Support binutils configured with --enable-mips-fix-loongson3-llsc=yesFrom version 2.35, binutils can be configured with--enable-mips-fix-loongson3-llsc=yes, which means it defaults to-mfix-loongson3-llsc. This breaks labels which might then point at thewrong instruction.The workaround to explicitly pass -mno-fix-loongson3-llsc has beenadded in Linux version 5.1, but is only enabled when building a Loongson64 kernel. As vendors might use a common toolchain for building Loongsonand non-Loongson kernels, just move that workaround toarch/mips/Makefile. At the same time update the comments to reflect thecurrent status.Cc: stable@vger.kernel.org # 5.1+Cc: YunQiang Su &lt;syq@debian.org&gt;Signed-off-by: Aurelien Jarno &lt;aurelien@aurel32.net&gt;Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Sat, 09 Jan 2021 19:30:47 +0000</pubDate>
        <dc:creator>Aurelien Jarno &lt;aurelien@aurel32.net&gt;</dc:creator>
    </item>
<item>
        <title>26bff9eb - MIPS: Only include the platform file needed</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#26bff9eb</link>
        <description>MIPS: Only include the platform file neededInstead of including all Platform files, we simply include theneeded one and avoid clashes with makefile variables.Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Wed, 06 May 2020 16:24:02 +0000</pubDate>
        <dc:creator>Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;</dc:creator>
    </item>
<item>
        <title>1bdb7b76 - MIPS: Loongson64: Cleanup unused code</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#1bdb7b76</link>
        <description>MIPS: Loongson64: Cleanup unused codeClean up legacy code after stripping out Loongson2ef code.Signed-off-by: Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;Signed-off-by: Paul Burton &lt;paulburton@kernel.org&gt;Cc: linux-mips@vger.kernel.orgCc: paul.burton@mips.com

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Sun, 20 Oct 2019 15:01:35 +0000</pubDate>
        <dc:creator>Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;</dc:creator>
    </item>
<item>
        <title>71e2f4dd - MIPS: Fork loongson2ef from loongson64</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#71e2f4dd</link>
        <description>MIPS: Fork loongson2ef from loongson64As later model of GSx64 family processors including 2-series-soc havesimilar design with initial loongson3a while loongson2e/f seems lessidentical, we separate loongson2e/f support code out of mach-loongson64to make our life easier.This patch contains mostly file moving works.Signed-off-by: Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;[paulburton@kernel.org: Squash in the MAINTAINERS updates]Signed-off-by: Paul Burton &lt;paulburton@kernel.org&gt;Cc: linux-mips@vger.kernel.orgCc: paul.burton@mips.com

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Sun, 20 Oct 2019 14:43:14 +0000</pubDate>
        <dc:creator>Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;</dc:creator>
    </item>
<item>
        <title>268a2d60 - MIPS: Loongson64: Rename CPU TYPES</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#268a2d60</link>
        <description>MIPS: Loongson64: Rename CPU TYPESCPU_LOONGSON2 -&gt; CPU_LOONGSON2EFCPU_LOONGSON3 -&gt; CPU_LOONGSON64As newer loongson-2 products (2G/2H/2K1000) can share kernelimplementation with loongson-3 while 2E/2F are less similar withother LOONGSON64 products.Signed-off-by: Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;Signed-off-by: Paul Burton &lt;paulburton@kernel.org&gt;Cc: linux-mips@vger.kernel.orgCc: chenhc@lemote.comCc: paul.burton@mips.com

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Sun, 20 Oct 2019 14:43:13 +0000</pubDate>
        <dc:creator>Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;</dc:creator>
    </item>
<item>
        <title>2f2b4fd6 - MIPS: Disable Loongson MMI instructions for kernel build</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#2f2b4fd6</link>
        <description>MIPS: Disable Loongson MMI instructions for kernel buildGCC 9.x automatically enables support for Loongson MMI instructions whenusing some -march= flags, and then errors out when -msoft-float isspecified with:  cc1: error: &#8216;-mloongson-mmi&#8217; must be used with &#8216;-mhard-float&#8217;The kernel shouldn&apos;t be using these MMI instructions anyway, just as itdoesn&apos;t use floating point instructions. Explicitly disable them inorder to fix the build with GCC 9.x.Signed-off-by: Paul Burton &lt;paul.burton@mips.com&gt;Fixes: 3702bba5eb4f (&quot;MIPS: Loongson: Add GCC 4.4 support for Loongson2E&quot;)Fixes: 6f7a251a259e (&quot;MIPS: Loongson: Add basic Loongson 2F support&quot;)Fixes: 5188129b8c9f (&quot;MIPS: Loongson-3: Improve -march option and move it to Platform&quot;)Cc: Huacai Chen &lt;chenhc@lemote.com&gt;Cc: Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;Cc: stable@vger.kernel.org # v2.6.32+Cc: linux-mips@vger.kernel.org

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Thu, 10 Oct 2019 18:54:03 +0000</pubDate>
        <dc:creator>Paul Burton &lt;paul.burton@mips.com&gt;</dc:creator>
    </item>
<item>
        <title>7f56b123 - MIPS: barrier: Remove loongson_llsc_mb()</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#7f56b123</link>
        <description>MIPS: barrier: Remove loongson_llsc_mb()The loongson_llsc_mb() macro is no longer used - instead barriers areemitted as part of inline asm using the __SYNC() macro. Remove thenow-defunct loongson_llsc_mb() macro.Signed-off-by: Paul Burton &lt;paul.burton@mips.com&gt;Cc: linux-mips@vger.kernel.orgCc: Huacai Chen &lt;chenhc@lemote.com&gt;Cc: Jiaxun Yang &lt;jiaxun.yang@flygoat.com&gt;Cc: linux-kernel@vger.kernel.org

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Tue, 01 Oct 2019 21:53:40 +0000</pubDate>
        <dc:creator>Paul Burton &lt;paul.burton@mips.com&gt;</dc:creator>
    </item>
<item>
        <title>e02e07e3 - MIPS: Loongson: Introduce and use loongson_llsc_mb()</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#e02e07e3</link>
        <description>MIPS: Loongson: Introduce and use loongson_llsc_mb()On the Loongson-2G/2H/3A/3B there is a hardware flaw that ll/sc andlld/scd is very weak ordering. We should add sync instructions &quot;beforeeach ll/lld&quot; and &quot;at the branch-target between ll/sc&quot; to workaround.Otherwise, this flaw will cause deadlock occasionally (e.g. when doingheavy load test with LTP).Below is the explaination of CPU designer:&quot;For Loongson 3 family, when a memory access instruction (load, store,or prefetch)&apos;s executing occurs between the execution of LL and SC, thesuccess or failure of SC is not predictable. Although programmer wouldnot insert memory access instructions between LL and SC, the memoryinstructions before LL in program-order, may dynamically executedbetween the execution of LL/SC, so a memory fence (SYNC) is neededbefore LL/LLD to avoid this situation.Since Loongson-3A R2 (3A2000), we have improved our hardware design tohandle this case. But we later deduce a rarely circumstance that somespeculatively executed memory instructions due to branch mispredictionbetween LL/SC still fall into the above case, so a memory fence (SYNC)at branch-target (if its target is not between LL/SC) is needed forLoongson 3A1000, 3B1500, 3A2000 and 3A3000.Our processor is continually evolving and we aim to to remove all theseworkaround-SYNCs around LL/SC for new-come processor.&quot;Here is an example:Both cpu1 and cpu2 simutaneously run atomic_add by 1 on same atomic var,this bug cause both &apos;sc&apos; run by two cpus (in atomic_add) succeed at sametime(&apos;sc&apos; return 1), and the variable is only *added by 1*, sometimes,which is wrong and unacceptable(it should be added by 2).Why disable fix-loongson3-llsc in compiler?Because compiler fix will cause problems in kernel&apos;s __ex_table section.This patch fix all the cases in kernel, but:+. the fix at the end of futex_atomic_cmpxchg_inatomic is for branch-targetof &apos;bne&apos;, there other cases which smp_mb__before_llsc() and smp_llsc_mb() fixthe ll and branch-target coincidently such as atomic_sub_if_positive/cmpxchg/xchg, just like this one.+. Loongson 3 does support CONFIG_EDAC_ATOMIC_SCRUB, so no need to touchedac.h+. local_ops and cmpxchg_local should not be affected by this bug sinceonly the owner can write.+. mips_atomic_set for syscall.c is deprecated and rarely used, just letit goSigned-off-by: Huacai Chen &lt;chenhc@lemote.com&gt;Signed-off-by: Huang Pei &lt;huangpei@loongson.cn&gt;[paul.burton@mips.com:  - Simplify the addition of -mno-fix-loongson3-llsc to cflags, and add    a comment describing why it&apos;s there.  - Make loongson_llsc_mb() a no-op when    CONFIG_CPU_LOONGSON3_WORKAROUNDS=n, rather than a compiler memory    barrier.  - Add a comment describing the bug &amp; how loongson_llsc_mb() helps    in asm/barrier.h.]Signed-off-by: Paul Burton &lt;paul.burton@mips.com&gt;Cc: Ralf Baechle &lt;ralf@linux-mips.org&gt;Cc: ambrosehua@gmail.comCc: Steven J . Hill &lt;Steven.Hill@cavium.com&gt;Cc: linux-mips@linux-mips.orgCc: Fuxin Zhang &lt;zhangfx@lemote.com&gt;Cc: Zhangjin Wu &lt;wuzhangjin@gmail.com&gt;Cc: Li Xuefeng &lt;lixuefeng@loongson.cn&gt;Cc: Xu Chenghua &lt;xuchenghua@loongson.cn&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Tue, 15 Jan 2019 08:04:54 +0000</pubDate>
        <dc:creator>Huacai Chen &lt;chenhc@lemote.com&gt;</dc:creator>
    </item>
<item>
        <title>820880cd - MIPS: Loongson-3: Fix build error after ld-version.sh modification</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#820880cd</link>
        <description>MIPS: Loongson-3: Fix build error after ld-version.sh modificationCommit d5ece1cb074b2c (&quot;Fix ld-version.sh to handle large 3rd versionpart&quot;) modifies the ld version description. This causes a build erroron Loongson-3, so fix it.Signed-off-by: Huacai Chen &lt;chenhc@lemote.com&gt;Cc: Aurelien Jarno &lt;aurelien@aurel32.net&gt;Cc: Steven J . Hill &lt;sjhill@realitydiluted.com&gt;Cc: Fuxin Zhang &lt;zhangfx@lemote.com&gt;Cc: Zhangjin Wu &lt;wuzhangjin@gmail.com&gt;Cc: Huacai Chen &lt;chenhc@lemote.com&gt;Cc: linux-mips@linux-mips.orgCc: stable@vger.kernel.orgPatchwork: https://patchwork.linux-mips.org/patch/12890/Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Thu, 17 Mar 2016 12:41:06 +0000</pubDate>
        <dc:creator>Huacai Chen &lt;chenhc@lemote.com&gt;</dc:creator>
    </item>
<item>
        <title>5188129b - MIPS: Loongson-3: Improve -march option and move it to Platform</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#5188129b</link>
        <description>MIPS: Loongson-3: Improve -march option and move it to PlatformIf GCC &gt;= 4.9 and Binutils &gt;=2.25, we use -march=loongson3a, otherwisewe use -march=mips64r2, this can slightly improve performance. Besides,arch/mips/loongson64/Platform is a better location rather than arch/mips/Makefile.Signed-off-by: Huacai Chen &lt;chenhc@lemote.com&gt;Cc: Aurelien Jarno &lt;aurelien@aurel32.net&gt;Cc: Steven J. Hill &lt;Steven.Hill@imgtec.com&gt;Cc: Fuxin Zhang &lt;zhangfx@lemote.com&gt;Cc: Zhangjin Wu &lt;wuzhangjin@gmail.com&gt;Cc: linux-mips@linux-mips.orgPatchwork: https://patchwork.linux-mips.org/patch/12161/Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Thu, 21 Jan 2016 13:09:48 +0000</pubDate>
        <dc:creator>Huacai Chen &lt;chenhc@lemote.com&gt;</dc:creator>
    </item>
<item>
        <title>30ad29bb - MIPS: Loongson: Naming style cleanup and rework</title>
        <link>http://172.16.0.5:8080/history/linux-6.15/arch/mips/loongson64/Platform#30ad29bb</link>
        <description>MIPS: Loongson: Naming style cleanup and reworkCurrently, code of Loongson-2/3 is under loongson directory and code ofLoongson-1 is under loongson1 directory. Besides, there are Kconfigoptions such as MACH_LOONGSON and MACH_LOONGSON1. This naming style isvery ugly and confusing. Since Loongson-2/3 are both 64-bit general-purpose CPU while Loongson-1 is 32-bit SoC, we rename both file namesand Kconfig symbols from loongson/loongson1 to loongson64/loongson32.[ralf@linux-mips.org: Resolve a number of simple conflicts.]Signed-off-by: Huacai Chen &lt;chenhc@lemote.com&gt;Cc: Steven J. Hill &lt;Steven.Hill@imgtec.com&gt;Cc: linux-mips@linux-mips.orgCc: Fuxin Zhang &lt;zhangfx@lemote.com&gt;Cc: Zhangjin Wu &lt;wuzhangjin@gmail.com&gt;Cc: Kelvin Cheung &lt;keguang.zhang@gmail.com&gt;Patchwork: https://patchwork.linux-mips.org/patch/9790/Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;

            List of files:
            /linux-6.15/arch/mips/loongson64/Platform</description>
        <pubDate>Tue, 21 Apr 2015 02:00:35 +0000</pubDate>
        <dc:creator>Huacai Chen &lt;chenhc@lemote.com&gt;</dc:creator>
    </item>
</channel>
</rss>
