204 				adev->virt.req_init_data_ver = 0;  in xgpu_nv_send_access_requests_with_param()
207 				adev->virt.req_init_data_ver =  in xgpu_nv_send_access_requests_with_param()
211 				if (adev->virt.req_init_data_ver < 1)  in xgpu_nv_send_access_requests_with_param()
212 					adev->virt.req_init_data_ver = 1;  in xgpu_nv_send_access_requests_with_param()
218 			adev->virt.fw_reserve.checksum_key =  in xgpu_nv_send_access_requests_with_param()
321 	struct amdgpu_virt *virt = container_of(work, struct amdgpu_virt, flr_work);  in xgpu_nv_mailbox_flr_work()  local
322 	struct amdgpu_device *adev = container_of(virt, struct amdgpu_device, virt);  in xgpu_nv_mailbox_flr_work()
372 				   &adev->virt.flr_work),  in xgpu_nv_mailbox_rcv_irq()
402 	adev->virt.ack_irq.num_types = 1;  in xgpu_nv_mailbox_set_irq_funcs()
403 	adev->virt.ack_irq.funcs = &xgpu_nv_mailbox_ack_irq_funcs;  in xgpu_nv_mailbox_set_irq_funcs()
404 	adev->virt.rcv_irq.num_types = 1;  in xgpu_nv_mailbox_set_irq_funcs()
405 	adev->virt.rcv_irq.funcs = &xgpu_nv_mailbox_rcv_irq_funcs;  in xgpu_nv_mailbox_set_irq_funcs()
412 	r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 135, &adev->virt.rcv_irq);  in xgpu_nv_mailbox_add_irq_id()
416 	r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 138, &adev->virt.ack_irq);  in xgpu_nv_mailbox_add_irq_id()
418 		amdgpu_irq_put(adev, &adev->virt.rcv_irq, 0);  in xgpu_nv_mailbox_add_irq_id()
429 	r = amdgpu_irq_get(adev, &adev->virt.rcv_irq, 0);  in xgpu_nv_mailbox_get_irq()
432 	r = amdgpu_irq_get(adev, &adev->virt.ack_irq, 0);  in xgpu_nv_mailbox_get_irq()
434 		amdgpu_irq_put(adev, &adev->virt.rcv_irq, 0);  in xgpu_nv_mailbox_get_irq()
438 	INIT_WORK(&adev->virt.flr_work, xgpu_nv_mailbox_flr_work);  in xgpu_nv_mailbox_get_irq()
445 	amdgpu_irq_put(adev, &adev->virt.ack_irq, 0);  in xgpu_nv_mailbox_put_irq()
446 	amdgpu_irq_put(adev, &adev->virt.rcv_irq, 0);  in xgpu_nv_mailbox_put_irq()